

# LATS2015



## 16<sup>th</sup> IEEE Latin-American Test Symposium

Puerto Vallarta, Mexico, March 25<sup>th</sup> - 27<sup>th</sup>, 2015

### General Chairs:

Victor Champac – INAOE, Mexico  
[champac@inaoe.mx](mailto:champac@inaoe.mx)  
Yervant Zorian – SYNOPSYS, USA  
[yervant.zorian@synopsys.com](mailto:yervant.zorian@synopsys.com)

### Program Chairs:

Leticia Bolzani Poehls – PUCRS, Brazil  
Vishwani Agrawal – Auburn University, USA

### Past General Chair:

Fabian Vargas – PUCRS, Brazil

### Local Chairs:

José Ernesto Rayas Sánchez – ITESO, Mexico  
Jose Garcia-Gervacio – Univ. of Veracruz, Mexico

### Publication Chair:

Maksim Jenihhin – Tallinn Tech. Univ., Estonia

### Panel Chairs:

Ramesh Karri – New York University, USA  
Fernanda Kastensmidt – UFRGS, Brazil

### Publicity Chairs:

Ricardo Reis – UFRGS, Brazil  
Giorgio di Natale – LIRMM, France  
Hector Villacorta – INAOE, Mexico

### Industry Liaison:

Federico Lobato – Freescale, Mexico

### Asia Liaison:

Hiroyuki Yamauchi – Fukuoka Inst. of Tech., Japan

### East-Europe Liaison:

Raimund Ubar – Tallinn Technical Univ., Estonia

### West-Europe Liaison:

Said Hamdioui – Delft University, The Netherlands

### North-America Liaison:

Swarup Bhunia – Case Western Reserve Univ., USA  
Magdy Abadir, USA

### JETTA Liaison:

Vishwani D. Agrawal – Auburn University, USA

### JOLPE Liaison:

Patrick Girard – LIRMM, France

### TTEP Tutorials Chair:

Dimitris Gizopoulos – University of Athens, Greece

### TTTC PhD Thesis Contest Organizer:

José Lipovetzky – UBA, Argentina

### Technical Program Committee:

Alex Orailoglu – UCSD, USA  
Andréa Weber – UFPR, Brazil  
Andreas Veneris – University of Toronto, Canada  
Antonio Zenteno, Intel, Mexico  
Avelino Zorzo – PUCRS, Brazil  
Carlos Silva Cardenas – Catholic Univ. of Peru, Peru  
Celia Lopez-Ongil – UC3M, Spain  
Dhiraj Pradhan – Univ. of Bristol, United Kingdom  
Djones Lettmin – UFSC, Brazil  
Emmanuel Simeu – TIMA, France  
Erik Jan Marinissen – IMEC, Belgium  
Frank Sill – UFMG, Brazil  
Hans-Joachim Wunderlich – U. of Stuttgart, Germany  
Jacob Abraham – Univ. of Texas, USA  
João Paulo Teixeira – NESC-ID / IST, Portugal  
John P. Hayes – Univ. of Michigan, USA  
Heinrich Vierhaus – BTU Cottbus, Germany  
Jesus Moreno, ITESM, Mexico  
José Pineda de Gyvez – NXP, The Netherlands  
Julio Perez – UROU, Uruguay  
Kaushik Roy, Purdue University, USA  
Luz Suarez Balado – UPC, Spain  
Mani Soma – Univ. Washington, USA  
Marcelino Santos – INESC, Portugal  
Marta Portela Garcia – Univ. Carlos III, Spain  
Michel Renovell – LIRMM, France  
Mohammad Tehranipoor – U. of Connecticut, USA  
Ozgur Sinanoglu – New York Univ., United Arab Emirates  
Regis Leveugle, TIMA, France  
Roberto Gomez, Univ. of Sonora, Mexico  
Sachin Sapatnekar – Univ. of Minnesota, USA  
Sybille Hellebrand – Univ. of Paderborn, Germany  
Taisy Silva Weber – UFRGS, Brazil  
Victor Avendaño – Freescale, Mexico  
Wang J. Chau – LME / USP, Brazil  
Xiaoqing Wen – Kyushu Inst. of Technology, Japan

### Steering Committee:

Victor Champac  
Fabian Vargas  
Marcelo Lubaszewski  
Raoul Velazco  
Yervant Zorian

## CALL FOR PAPERS

The IEEE Latin-American Test Symposium (LATS, previously Latin-American Test Workshop - LATW) is a recognized forum for test and fault tolerance professionals and technologists from all over the world, in particular from Latin America, to present and discuss various aspects of system, board, and component testing and fault-tolerance with design, manufacturing and field considerations in mind. Presented papers are also published in the IEEE Xplore Digital Library. The best papers of the 16th LATS will be invited to re-submit to the IEEE Design and Test of Computers, IEEE Transactions on Computer-Aided Design, Journal of Electronic Testing: Theory and Applications - JETTA (Springer) and Journal of Low Power Electronics - JOLPE (American Scientific Publishers).

## Topics of interest include but are not limited to:

- Analog Mixed Signal Test
- Automatic Test Generation
- Built-In Self-Test
- Defect-Based Test
- Design and Synthesis for Testability
- Design for Electromagnetic Compatibility
- Design for Reliable Embedded Software
- Design Verification/Validation
- Economics of Test
- Fault Analysis and Diagnosis
- Fault Modeling and Simulation
- Fault-Tolerance in HW/SW
- Fault-Tolerant Architectures
- Hardware Trust & Security Approaches
- HW-SW Integrity Checking to Prevent Attacks
- Memory Test and Repair
- On-Line Testing
- Process Control and Measurements
- Radiation/EMI
- Software Fault-Tolerance
- Software On-Line Testing
- System-on-Chip Test
- Yield Optimization

## Paper Submission Information:

To encourage and facilitate discussions, participation will be limited. Those interested in presenting recent results at the symposium are invited to submit an extended abstract, one to three pages long, or a full length paper. PDF electronic submissions should be done via the symposium webpage: [lats.tttc-events.org](http://lats.tttc-events.org)

Authors should send papers in the IEEE format. Detailed instructions are available at the symposium webpage. The Program Committee also welcomes proposals for panels and special topic sessions.

For additional information, please contact one of the Program Chairs:

**Leticia Maria Bolzani Poehls** – Catholic University of Rio Grande do Sul (PUCRS), Brazil:

[leticia@poehls.com](mailto:leticia@poehls.com)

**Vishwani Agrawal** – Auburn University, United States of America:

[vagrawal@eng.auburn.edu](mailto:vagrawal@eng.auburn.edu)

**Submission Deadline:** November 14<sup>th</sup>, 2014.

**Notification of Acceptance:** December 19<sup>th</sup>, 2014.

**Camera Ready:** January 16<sup>th</sup>, 2015.

LATS 2015 will take place in Puerto Vallarta, Mexico. This beautiful city is also a resort beach located in the Pacific Ocean. This place is surrounded by the mountains of Sierra Madre Occidental and the sparkling blue Bahía de Banderas (Bay of Flags). The sun-kissed beach resort embraces the coast of Jalisco state. Once a small village where fishing and pearl-diving were the order of the day, Puerto Vallarta is now a tourist attraction. With ideal weather, picturesque beaches and colonial cobblestone streets make this a perfect holiday destination.

## Technical Sponsor:



The Institute of  
Electrical and Electronics  
Engineering, Inc.



Test Technology  
Technical Council

## Organized by:



National Institute for  
Astrophysics, Optics and  
Electronics (INAOE)

